



Analyzing ARCompact firmware with Ghidra

*Nicolas IOOSS*

*SSTIC 2021*

# Combien de processeurs y a-t-il dans un ordinateur portable Lenovo Thinkpad ?




- Central Processing Unit (CPU)
- Graphics Processing Unit (GPU), Graphics Microcontroller (GuC), HEVC/H.265 microcontroller (HuC), display microcontroller (DMC)
- Intel Management Engine (IME, CSME)
- Trusted Platform Module (TPM)
- Lenovo Embedded Controller (EC) ←
- Hard Disk Controller / Flash Memory Controller ←
- Ethernet Network Interface Controller (NIC) ←
- Intel Connectivity Integration (CNVi, for WiFi) ←
- ...

ARCompact

Argonaut RISC Core, <https://www.synopsys.com/designware-ip/processor-solutions.html>

(1995 : Argonaut Technologies Limited, 1997 : ARC International, 2009 : Virage Logic, 2010 : Synopsys)



Open Source Software for Synopsys's DesignWare ARC Processors

(<https://github.com/foss-for-synopsys-dwc-arc-processors>)

- gcc
- objdump (dans binutils-gdb)
- gdb
- qemu-arc

Hex-Rays IDA-pro:

- désassembleurs pour ARCTangent-A4, ARCompact et ARCv2

Rizin (Radare2):

- Support de “Argonaut RISC Core”

Pas de décompilateur.



# GHIDRA

- Publié en 2019, <https://ghidra-sre.org/>
- Désassembleur et décompilateur pour de nombreuses architectures.
- Comment ajouter le support d'ARCompact ?

- 
1. Ajout d'un jeu d'instructions
  2. Multiplication
  3. Instruction LP

## 1. Ajout d'un jeu d'instructions



Comment un jeu d'instruction est défini ?

- Dossier Ghidra/Processors  
([https://github.com/NationalSecurityAgency/ghidra/tree/Ghidra\\_9.2.4\\_build/Ghidra/Processors](https://github.com/NationalSecurityAgency/ghidra/tree/Ghidra_9.2.4_build/Ghidra/Processors))
- Fichiers .ldefs, .cspec et .pspec : caractéristiques du processeur (32 bits, Little Endian, conventions d'appel, etc.)
- Fichier .slaspec : définition des instructions, en SLEIGH (langage spécifique de Ghidra)

```
:mov_s s_rh, s_rb  is s_major_opcode=0x0e & s_sub_opcode_b3b4=3 & s_rb & s_rh { s_rh = s_rb;  
}
```

Documentation officielle : <https://ghidra.re/courses/languages/>

# 1. Ajout d'un jeu d'instructions



```
:mov_s s_rh, s_rb is s_major_opcode=0x0e & s_sub_opcode_b3b4=3 & s_rb & s_rh { s_rh = s_rb; }
```

Assembleur

Décodage des instructions

Une telle ligne utilise des *tokens* (extraction des bits)

et des registres

```
define space register type=register_space size=2;
define register offset=0x00 size=4 [
    r0 r1 r2 r3 ...
];
```


*p-code* (décompilateur)

```
define token instr16 (16)
s_major_opcode = (11, 15)
s_rb = (8, 10)
s_rh_low = (5, 7)
s_sub_opcode_b3b4 = (3, 4)
s_rh_high = (0, 2)
```

# 1. Ajout d'un jeu d'instructions

## Compilation du fichier .slaspec :

```
support/sleigh -xulntecf -a Ghidra/Processors/ARCompact/data/languages
```



(Avec un conteneur : podman run --rm -v "\$(pwd):/ghidra" -ti docker.io/library/openjdk:16-slim /ghidra/support/sleigh ...)

- 
1. Ajout d'un jeu d'instructions
  2. Multiplication
  3. Instruction LP

## 2. Multiplication



Que fait cette fonction ?

FUN\_ram\_c0085164

ram:c0085164 08 74	mov_s	r12,r0	: r12 = r0
ram:c0085166 e0 78	nop_s		
ram:c0085168 1d 22 41 00	mpyu	r1,r2,r1	: ???
ram:c008516c 1d 22 00 03	mpyu	r0,r2,r12	
ram:c0085170 1c 22 0b 03	mpyhu	r11,r2,r12	
ram:c0085174 1d 23 0c 03	mpyu	r12,r3,r12	
ram:c0085178 61 71	add_s	r1,r1,r11	: r1 = r1 + r11
ram:c008517a 99 61	add_s	r1,r1,r12	: r1 = r1 + r12
ram:c008517c e0 7e	j_s	blink	: return

## 2. Multiplication


ram:c0085168 1d 22 41 00	mpyu r1,r2,r1 : r1 = low 32 bits of r2*r1
ram:c008516c 1d 22 00 03	mpyu r0,r2,r12 : r0 = low 32 bits of r2*r12
ram:c0085170 1c 22 0b 03	mpyhu r11,r2,r12: r11 = high 32 bits of r2*r12

### MPYU

#### 32 x 32 Unsigned Multiply Low Extension Option

##### Operation:

$\text{dest} \leftarrow (\text{src1} \times \text{src2}).\text{low}$



##### Format:


inst dest, src1, src2

### MPYHU

#### 32 x 32 Unsigned Multiply High Extension Option

##### Operation:

$\text{dest} \leftarrow (\text{src1} \times \text{src2}).\text{high}$



##### Format:

inst dest, src1, src2

## 2. Multiplication



ARCompact.slaspec :

```
:mpyhu^op4_dotcond op4_a, op4_b_src, op4_c_src is
  (l_major_opcode=0x04 & l_sub_opcode6=0x1c & l_flag=0 &
  op4_dotcond & op4_a) ... & op4_b_src & op4_c_src
{
  # extend source values to 64 bits
  local val_b:8 = zext(op4_b_src);
  local val_c:8 = zext(op4_c_src);
  # compute the product
  local result:8 = val_b * val_c;
  # extract high 32 bits
  op4_a = result(4);
}
```

## 2. Multiplication




Résultat de la décompilation :

```
undefined8 FUN_ram_c0085164(uint param_1,int param_2,uint param_3,int param_4)
{
    return CONCAT44(param_3 * param_2 + (int)((ulonglong)param_3 * (ulonglong)param_1 >> 0x20)
+
    param_4 * param_1,param_3 * param_1);
}
```

Après un retpage, tout devient plus clair :

```
longlong __stdcall164 FUN_ram_c0085164(ulonglong param_1,
                                         ulonglong param_2)
{
    return param_2 * param_1;
}
```



## 2. Multiplication

CodeBrowser: prez\_ssctic\_2021:/target.elf

File Edit Analysis Graph Navigation Search Select Tools Window Help

Symbol Tree X Listing: target.elf Decompile: mul64 - (target.elf)

Imports Exports Functions Labels Classes Namespaces

Filter: Data T... Filter:

0x0085158 e0 7e j\_s blink

LAB\_ram\_c008515a j LAB\_ram\_c00852ec

c008515a 20 20 80 of 08 c0 ec 52

c0085162 e0 ?? E0h

c0085163 78 ?? 78h x

\*\*\*\*\* FUNCTION \*\*\*\*\*

ulonglong \_\_stdcall64 mul64(ulonglong r1:4,r0:4 <RETURN> r1:4,r0:4 param\_1 r3:4,r2:4 param\_2)

mul64

c0085164 08 74 mov\_s r12,param\_1

c0085166 e0 78 nop\_s

c0085168 id 22 41 00 mpyu param\_1,param\_2,param\_1

c008516c id 22 00 03 mpyu param\_1,param\_2,r12

c0085170 ic 22 0b 03 mpyhu r11,param\_2,r12

c0085174 id 23 0c 03 mpyu r12,param\_2,r12

c0085178 61 71 add\_s param\_1,param\_1,r12


c008517a 99 61 add\_s param\_1,param\_1,r12

c008517c e0 7e j\_s blink

c008517e e0 ?? E0h

c008517f 78 ?? 78h x

0x008517c mul64 j\_s blink



- 
1. Ajout d'un jeu d'instructions
  2. Multiplication
  3. Instruction LP

### 3. Instruction LP



Que fait l'instruction LP ?

c0085230 0a 24 80 70	mov	lp_count, r2	: lp_count = r2;
c0085234 42 21 41 00	sub	r1,r1,0x1	: r1 = r1 - 1;
c0085238 42 20 43 00	sub	r3,r0,0x1	: r3 = r0 - 1;
c008523c a8 20 80 01	lp	LAB_c0085248	: ???
c0085240 01 11 84 02	ldb.a	r4,[r1,0x1]	: r4 = *(++r1);
c0085244 01 1b 0a 01	stb.a	r4,[r3,0x1]	: *(++r3) = r4;
LAB_c0085248			
c0085248 20 20 c0 07	j	blink	: return;

### 3. Instruction LP



Que fait l'instruction LP ?

c0085230 0a 24 80 70	mov	lp_count, r2	: lp_count = r2;
c0085234 42 21 41 00	sub	r1, r1, 0x1	: r1 = r1 - 1;
c0085238 42 20 43 00	sub	r3, r0, 0x1	: r3 = r0 - 1;
c008523c a8 20 80 01	lp	LAB_c0085248	: ???

## LPcc

c0085240 01

**Loop Set Up**

c0085244 01

**Branch Operation**

c0085248 20

**Operation:**

if (cc=false) then cPC  $\leftarrow$  (cPCL+rd) else (LP\_END  $\leftarrow$  cPCL+rd ) & (LP\_START  $\leftarrow$  nPC)

**Format:**

inst rel\_addr

### 3. Instruction LP



Que fait l'instruction LP ? Comme do{}while ! (ou le préfixe REP en x86)

```
c0085230 0a 24 80 70      mov         lp_count,r2    : lp_count = r2;
c0085234 42 21 41 00      sub         r1,r1,0x1     : r1 = r1 - 1;
c0085238 42 20 43 00      sub         r3,r0,0x1     : r3 = r0 - 1;
c008523c a8 20 80 01      lp          LAB_c0085248   : do {

c0085240 01 11 84 02      ldb.a       r4,[r1,0x1]    : r4 = *(++r1);
c0085244 01 1b 0a 01      stb.a       r4,[r3,0x1]    : * (++r3) = r4;
                                         LAB_c0085248      : } while (--lp_count != 0);
c0085248 20 20 c0 07      j           blink        : return;
```

### 3. Instruction LP



Comment implémenter la sémantique de LP en SLEIGH ?

En lisant [https://ghidra.re/courses/languages/html/sleigh\\_context.html](https://ghidra.re/courses/languages/html/sleigh_context.html) !

*However, for certain processors or software, the need to distinguish between different interpretations of the same instruction encoding, based on context, may be a crucial part of the disassembly and analysis process. There are two typical situations where this becomes necessary.*

- [...]
- *The processor supports instructions that temporarily affect the execution of the immediately following instruction(s). For example, **many processors support hardware loop instructions** that automatically cause the following instructions to repeat without an explicit instruction causing the branching and loop counting.*

### 3. Instruction LP



```
define register offset=0x140 size=4 [ lp_start ];
define register offset=0x148 size=1 [ is_in_loop ];
define register offset=0x200 size=4 [ contextreg ];

define context contextreg
phase = (0,0)
loopEnd = (1,1) noflow
;

op4_lp_loop_end: target is
l_op_format=2 & l_u6 & l_s12_high
[ target = (inst_start & ~3) +
(l_s12_high << 7) + (l_u6 << 1);
] { export *[ram]:4 target; }

:lp op4_lp_loop_end is
l_major_opcode=0x04 & l_sub_opcode6=0x28 & l_flag=0
&
l_op_format=2 & op4_lp_loop_end
[ loopEnd = 1; globalset(op4_lp_loop_end, loopEnd); ]
{
lp_start = inst_next;
is_in_loop = 1;
}
```

### 3. Instruction LP



```
:^instruction is phase=0 & instruction [ phase = 1; ] { build instruction; }
:^instruction is phase=0 & loopEnd=1 & instruction [ phase = 1; ]
{
    if (is_in_loop == 0) goto <end_loop>;
    lp_count = lp_count - 1;
    if (lp_count == 0) goto <end_loop>;
    pc = lp_start;
    goto [pc];
<end_loop>
    is_in_loop = 0;
    build instruction;
}
with: phase = 1 {
    # ... all instructions are decoded here
}
```

The code snippet illustrates the execution logic for an instruction labeled 'instruction'. It handles two cases: when 'loopEnd' is 0 (normal execution) and when it is 1 (loop end). The normal execution case involves setting 'is\_in\_loop' to 0, decrementing 'lp\_count', and jumping to the start of the loop. The loop end case involves jumping directly to the end of the loop. A brace on the right side of the code indicates the execution path for both cases.

Fin du « do {} while (--lp\_count != 0); »

Exécution normale de l'instruction ciblée par LP

### 3. Instruction LP



Résultat de la décompilation :

```
puVar3 = (undefined *) ((int)src + -1);
puVar4 = (undefined *) ((int)dst + -1);
do {
    puVar3 = puVar3 + 1;
    puVar4 = puVar4 + 1;
    *puVar4 = *puVar3;
    size = size - 1;
} while (size != 0);
```

On voit bien le « do { ... } while (...); » et il s'agit bien de la fonction `memcpy`

### 3. Instruction LP

CodeBrowser: prez\_ssic\_2021/target.elf

File Edit Analysis Graph Search Select Tools Window Help

Symbol Tree X

Imports  
Exports  
Functions  
Labels  
Classes  
Namespaces

Filter:

Data T... X

Filter:

Data Types  
BuiltInTyp  
target.elf  
generic\_cl

Listing: target.elf

0005100 04 11 04 04 ld.ab r5,[src,0x4]  
00051fc 04 11 05 04 ld.ab r5,[src,0x4]  
0005200 04 1b 10 01 st.ab r4,[r3,0x4]  
0005204 04 1b 50 01 st.ab r5,[r3,0x4]

LAB\_ram\_c0085208  
0005208 0d 0a 9e 00 bbit0 size,0x2,LAB\_ram\_c0085208  
000520c 04 11 04 04 ld.ab r4,[src,0x4]  
0005210 04 1b 10 01 st.ab r4,[r3,0x4]

LAB\_ram\_c0085214  
0005214 0d 0a 5e 00 bbit0 size,0x1,LAB\_ram\_c0085214  
0005218 02 11 04 05 ldw.ab r4,[src,0x2]  
000521c 02 1b 14 01 stw.ab r4,[r3,0x2]

LAB\_ram\_c0085220  
0005220 0d 0a 1e 00 bbit0 size,0x0,LAB\_ram\_c0085220  
0005224 01 11 84 04 ldb.ab r4,[src,0x1]  
0005228 01 1b 12 01 stb.ab r4,[r3,0x1]

LAB\_ram\_c008522c  
000522c 20 20 c0 07 j blink

LAB\_ram\_c0085230  
0005230 0a 24 80 70 mov lp\_count,size  
0005234 42 21 41 00 sub src,src,0x1  
0005238 42 20 43 00 sub r3,dst,0x1  
000523c a8 20 80 01 lp LAB\_ram\_c0085248

LAB\_ram\_c0085240  
0005240 01 11 84 02 ldb.a r4,[src,0x1]  
0005244 01 1b 0a 01 stb.a r4,[r3,0x1]

LAB\_ram\_c0085248  
0005248 20 20 c0 07 i blink=>LP\_START

Decompile: memcpy - (target.elf)

```
void * memcpy(void * dst,void * src,size_t size)
{
    undefined2 uVar1;
    bool bVar2;
    undefined *puVar3;
    undefined4 *puVar4;
    undefined *puVar5;
    undefined4 uVar6;
    undefined4 uVar7;
    undefined4 uVar8;
    undefined4 uVar9;
    uint uVar10;

    if (size != 0) {
        if (((uint)dst | (uint)src) & 3) != 0) {
            puVar3 = (undefined *)((int)src + -1);
            puVar5 = (undefined *)((int)dst + -1);
            do {
                puVar3 = puVar3 + 1;
                puVar5 = puVar5 + 1;
                *puVar5 = *puVar3;
                size = size - 1;
            } while (size != 0);
            LP_START = 0xc0085240;
            LP_END = 0xc0085248;
            return dst;
        }
        uVar10 = size >> 4;
        bVar2 = false;
        puVar4 = (undefined4 *)dst;
        if (uVar10 == 0) goto LAB_ram_c00851ec;
        LP_START = 0xc00851cc;
        LP_END = 0xc00851ec;
        bVar2 = true;
    }
}
```

Bytes: target.elf x 0001 DAT Defined

c008523c memcpy 1p 0xc0085248

## Conclusion



---

Ghidra peut maintenant décompiler des firmware ARCompact !

Code : <https://github.com/niooss-ledger/ghidra/tree/arcompact/Ghidra/Processors/ARCompact>

Pull Request : <https://github.com/NationalSecurityAgency/ghidra/pull/3006>

# Questions ?

---