



Analyzing ARCompact firmware with Ghidra

Nicolas IOOSS


SSTIC 2021

Combien de processeurs y a-t-il dans un ordinateur portable Lenovo Thinkpad ?



- Central Processing Unit (CPU)
- Graphics Processing Unit (GPU), Graphics Microcontroller (GuC), HEVC/H.265 microcontroller (HuC), display microcontroller (DMC)
- Intel Management Engine (IME, CSME)
- Trusted Platform Module (TPM)
- Lenovo Embedded Controller (EC)
- Hard Disk Controller / Flash Memory Controller
- Ethernet Network Interface Controller (NIC)
- Intel Connectivity Integration (CNVi, for WiFi)
- ...

ARCompact



Argonaut RISC Core, <https://www.synopsys.com/designware-ip/processor-solutions.html>

(1995 : Argonaut Technologies Limited, 1997 : ARC International, 2009 : Virage Logic, 2010 : Synopsys)

ARCompact Instruction Set Architecture

ARCompact ISA

ARCompact ISA

ARCTangent-A4

ARCTangent-A5

ARC600 family

ARC700 family

2013

2020

t

- ARC 601
- ARC 605
- ARC 610D
- ARC 625D
- ARC 630D

- ARC 710D
- ARC 725D
- ARC 750D
- ARC 770D

- ARC EM4
- ARC EM6
- ARC HS34
- ARC HS36

- ARC HS5x
- ARC HS6x

(EM = Embedded, HS = High Speed)

Outillage pour analyser des firmware ARCompact

Open Source Software for Synopsys's DesignWare ARC Processors

(<https://github.com/foss-for-synopsys-dwc-arc-processors>)

- gcc
- objdump (dans binutils-gdb)
- gdb
- qemu-arc


Hex-Rays IDA-pro:

- désassembleurs pour ARCTangent-A4, ARCompact et ARCV2

Rizin (Radare2):

- Support de “Argonaut RISC Core”

Pas de décompilateur.



GHIDRA

- Publié en 2019, <https://ghidra-sre.org/>
- Désassembleur et décompilateur pour de nombreuses architectures.
- Comment ajouter le support d'ARCompact ?

1. Ajout d'un jeu d'instructions
2. Multiplication
3. Instruction LP

1. Ajout d'un jeu d'instructions

Comment un jeu d'instruction est défini ?

- Dossier Ghidra/Processors
([https://github.com/NationalSecurityAgency/ghidra/tree/Ghidra 9.2.4 build/Ghidra/Processors](https://github.com/NationalSecurityAgency/ghidra/tree/Ghidra%209.2.4%20build/Ghidra/Processors))
- Fichiers .ldefs, .cspec et .pspec : caractéristiques du processeur (32 bits, Little Endian, conventions d'appel, etc.)
- Fichier .slaspec : définition des instructions, en SLEIGH (langage spécifique de Ghidra)

```
:mov_s s_rh, s_rb is s_major_opcode=0x0e & s_sub_opcode_b3b4=3 & s_rb & s_rh { s_rh = s_rb;  
}
```

Documentation officielle : <https://ghidra.re/courses/languages/>

1. Ajout d'un jeu d'instructions

```
:mov_s s_rh, s_rb is s_major_opcode=0x0e & s_sub_opcode_b3b4=3 & s_rb & s_rh { s_rh = s_rb; }
```

Assembleur

Décodage des instructions

p-code (décompilateur)

Une telle ligne utilise des *tokens* (extraction des bits)

et des registres


```
define space register type=register_space size=2;
define register offset=0x00 size=4 [
    r0 r1 r2 r3 ...
];
```

```
define token instr16 (16)
    s_major_opcode = (11, 15)
    s_rb = (8, 10)
    s_rh_low = (5, 7)
    s_sub_opcode_b3b4 = (3, 4)
    s_rh_high = (0, 2)
```


1. Ajout d'un jeu d'instructions

Compilation du fichier .slaspec :

```
support/sleigh -xulntecf -a Ghidra/Processors/ARCompact/data/languages
```



(Avec un conteneur : `podman run --rm -v "$(pwd)"/ghidra" -ti
docker.io/library/openjdk:16-slim /ghidra/support/sleigh ...)`

1. Ajout d'un jeu d'instructions
2. **Multiplication**
3. Instruction LP

2. Multiplication

Que fait cette fonction ?

```
FUN_ram_c0085164
ram:c0085164 08 74      mov_s      r12,r0      : r12 = r0
ram:c0085166 e0 78      nop_s
ram:c0085168 1d 22 41 00 mpyu      r1,r2,r1      : ???
ram:c008516c 1d 22 00 03 mpyu      r0,r2,r12
ram:c0085170 1c 22 0b 03 mpyhu     r11,r2,r12
ram:c0085174 1d 23 0c 03 mpyu      r12,r3,r12
ram:c0085178 61 71      add_s     r1,r1,r11     : r1 = r1 + r11
ram:c008517a 99 61      add_s     r1,r1,r12     : r1 = r1 + r12
ram:c008517c e0 7e      j_s      blink       : return
```

2. Multiplication


```
ram:c0085168 1d 22 41 00    mpyu  r1,r2,r1    : r1 = low 32 bits of r2*r1
ram:c008516c 1d 22 00 03    mpyu  r0,r2,r12   : r0 = low 32 bits of r2*r12
ram:c0085170 1c 22 0b 03    mpyhu r11,r2,r12  : r11 = high 32 bits of r2*r12
```

MPYU

32 x 32 Unsigned Multiply Low
Extension Option

Operation:

$\text{dest} \leftarrow (\text{src1} \times \text{src2}).\text{low}$



Format:


inst dest, src1, src2

MPYHU

32 x 32 Unsigned Multiply High
Extension Option

Operation:

$\text{dest} \leftarrow (\text{src1} \times \text{src2}).\text{high}$



Format:

inst dest, src1, src2

2. Multiplication

ARCompact.slaspec :

```
:mpyhu^op4_dotcond op4_a, op4_b_src, op4_c_src is
  (l_major_opcode=0x04 & l_sub_opcode6=0x1c & l_flag=0 &
  op4_dotcond & op4_a) ... & op4_b_src & op4_c_src
{
  # extend source values to 64 bits
  local val_b:8 = zext(op4_b_src);
  local val_c:8 = zext(op4_c_src);
  # compute the product
  local result:8 = val_b * val_c;
  # extract high 32 bits
  op4_a = result(4);
}
```


2. Multiplication

Résultat de la décompilation :


```
undefined8 FUN_ram_c0085164(uint param_1,int param_2,uint param_3,int param_4)
{
    return CONCAT44(param_3 * param_2 + (int)((ulonglong)param_3 * (ulonglong)param_1 >> 0x20)
+
        param_4 * param_1,param_3 * param_1);
}
```

Après un retypepage, tout devient plus clair :

```
longlong __stdcall FUN_ram_c0085164(ulonglong param_1,
    ulonglong param_2)
{
    return param_2 * param_1;
}
```



2. Multiplication



The screenshot shows the CodeBrowser interface for a target ELF file. The main window displays assembly code for the function `mul164`. The assembly code is as follows:

```
c0085158 e0 7e      j_s      blink
LAB_ram_c008515a
c008515a 20 20 80      j      LAB_ram_c00852ec
Of 08 c0
ec 52
c0085162 e0      ??      E0h
c0085163 78      ??      78h x

*****
*                               FUNCTION
*****
ulonglong __stdcall mul64(ulonglong param_1,ulonglong param_2)
ulonglong r1:4,r0:4 <RETURN>
ulonglong r1:4,r0:4 param_1
ulonglong r3:4,r2:4 param_2
mul164

c0085164 08 74      mov_s    r12,param_1
c0085166 e0 78      nop_s
c0085168 1d 22 41 00 mpyu    param_1,param_2,param_1
c008516c 1d 22 00 03 mpyu    param_1,param_2,r12
c0085170 1c 22 0b 03 mpyhu   r11,param_2,r12
c0085174 1d 23 0c 03 mpyu    r12,param_2,r12
c0085178 61 71      add_s    param_1,param_1,r11
c008517a 99 61      add_s    param_1,param_1,r12
c008517c e0 7e      j_s      blink
c008517e e0      ??      E0h
c008517f 78      ??      78h x
```

The right-hand pane shows the decompiled C code for the `mul164` function:

```
1
2  ulonglong __stdcall mul64(ulonglong param_1,ulonglong param_2)
3
4  {
5      return param_2 * param_1;
6  }
7
```

The interface includes a Symbol Tree on the left, a Data Types panel, and a status bar at the bottom showing the current address `c008517c`, the function name `mul164`, and the instruction `j_s blink`.

1. Ajout d'un jeu d'instructions
2. Multiplication
3. Instruction LP

3. Instruction LP

Que fait l'instruction LP ?

```
c0085230 0a 24 80 70      mov      lp_count,r2      : lp_count = r2;
c0085234 42 21 41 00      sub      r1,r1,0x1       : r1 = r1 - 1;
c0085238 42 20 43 00      sub      r3,r0,0x1       : r3 = r0 - 1;
c008523c a8 20 80 01      lp      LAB_c0085248     : ???

c0085240 01 11 84 02      ldb.a   r4,[r1,0x1]     : r4 = *(++r1);
c0085244 01 1b 0a 01      stb.a   r4,[r3,0x1]     : *(++r3) = r4;
                                LAB_c0085248
c0085248 20 20 c0 07      j       blink           : return;
```

3. Instruction LP

Que fait l'instruction LP ?

```
c0085230 0a 24 80 70    mov    lp_count,r2    : lp_count = r2;
c0085234 42 21 41 00    sub    r1,r1,0x1      : r1 = r1 - 1;
c0085238 42 20 43 00    sub    r3,r0,0x1      : r3 = r0 - 1;
c008523c a8 20 80 01    lp     LAB_c0085248   : ???
```

LPcc

```
c0085240 01
c0085244 01
c0085248 20
```

Loop Set Up

Branch Operation

Operation:

if (cc=false) then cPC \leftarrow (cPCL+rd) else (LP_END \leftarrow cPCL+rd) & (LP_START \leftarrow nPC)

Format:

inst rel_addr

3. Instruction LP

Que fait l'instruction LP ? Comme do{}while ! (ou le préfixe REP en x86)

```
c0085230 0a 24 80 70      mov      lp_count,r2      : lp_count = r2;
c0085234 42 21 41 00      sub      r1,r1,0x1       : r1 = r1 - 1;
c0085238 42 20 43 00      sub      r3,r0,0x1       : r3 = r0 - 1;
c008523c a8 20 80 01      lp      LAB_c0085248     : do {

c0085240 01 11 84 02      ldb.a   r4,[r1,0x1]     :   r4 = *(++r1);
c0085244 01 1b 0a 01      stb.a   r4,[r3,0x1]     :   *(++r3) = r4;
                                LAB_c0085248     : } while (--lp_count != 0);
c0085248 20 20 c0 07      j       blink          : return;
```

3. Instruction LP

Comment implémenter la sémantique de LP en SLEIGH ?

En lisant https://ghidra.re/courses/languages/html/sleigh_context.html !

However, for certain processors or software, the need to distinguish between different interpretations of the same instruction encoding, based on context, may be a crucial part of the disassembly and analysis process. There are two typical situations where this becomes necessary.

- [...]
- *The processor supports instructions that temporarily affect the execution of the immediately following instruction(s). For example, **many processors support hardware loop instructions** that automatically cause the following instructions to repeat without an explicit instruction causing the branching and loop counting.*

3. Instruction LP

```
define register offset=0x140 size=4 [ lp_start ];
define register offset=0x148 size=1 [ is_in_loop ];
define register offset=0x200 size=4 [ contextreg ];
```

```
define context contextreg
    phase = (0,0)
    loopEnd = (1,1) noflow
;
```

```
op4_lp_loop_end: target is
    l_op_format=2 & l_u6 & l_s12_high
    [ target = (inst_start & ~3) +
        (l_s12_high << 7) + (l_u6 << 1);
    ] { export *[ram]:4 target; }
```

```
:lp op4_lp_loop_end is
    l_major_opcode=0x04 & l_sub_opcode6=0x28 & l_flag=0
    &
    l_op_format=2 & op4_lp_loop_end
    [ loopEnd = 1; globalset(op4_lp_loop_end, loopEnd); ]
    {
        lp_start = inst_next;
        is_in_loop = 1;
    }
```

3. Instruction LP

```

:^instruction is phase=0 & instruction [ phase = 1; ] { build instruction; }
:^instruction is phase=0 & loopEnd=1 & instruction [ phase = 1; ]
{
  if (is_in_loop == 0) goto <end_loop>;
  lp_count = lp_count - 1;
  if (lp_count == 0) goto <end_loop>;
  pc = lp_start;
  goto [pc];
<end_loop>
  is_in_loop = 0;
  build instruction;
}
with: phase = 1 {
  # ... all instructions are decoded here
}

```

Fin du « do {} while (--lp_count != 0); »

Exécution normale de l'instruction ciblée par LP

3. Instruction LP

Résultat de la décompilation :

```
puVar3 = (undefined *) ((int)src + -1);
puVar4 = (undefined *) ((int)dst + -1);
do {
    puVar3 = puVar3 + 1;
    puVar4 = puVar4 + 1;
    *puVar4 = *puVar3;
    size = size - 1;
} while (size != 0);
```

On voit bien le « do { ... } while (...); » et il s'agit bien de la fonction `memcpy`

3. Instruction LP

The screenshot shows the CodeBrowser interface for the file `target.elf`. The main window is divided into several panes:

- Symbol Tree:** Shows a hierarchy of symbols including Imports, Exports, Functions, Labels, Classes, and Namespaces. The `target.elf` entry is selected.
- Listing:** Displays assembly code for `target.elf`. The instruction `lp LAB_ram_c0085248` is highlighted. The assembly code includes instructions like `ld.ab`, `st.ab`, `ldb.a`, `stb.a`, `mov`, `sub`, `lp`, `ldb.a`, `stb.a`, `j`, and `j`.
- Decompile:** Shows the decompiled C code for the `memcpy` function. The code includes variable declarations, a loop, and a `while` loop. The `lp` instruction from the assembly is mapped to the `while` loop in the decompiled code.

```
void * memcpy(void *dst, void *src, size_t size)
{
    undefined2 uVar1;
    bool bVar2;
    undefined *puVar3;
    undefined4 *puVar4;
    undefined *puVar5;
    undefined4 uVar6;
    undefined4 uVar7;
    undefined4 uVar8;
    undefined4 uVar9;
    uint uVar10;

    if (size != 0) {
        if (((uint)dst | (uint)src) & 3) != 0) {
            puVar3 = (undefined *) ((int)src + -1);
            puVar5 = (undefined *) ((int)dst + -1);
            do {
                puVar3 = puVar3 + 1;
                puVar5 = puVar5 + 1;
                *puVar5 = *puVar3;
                size = size - 1;
            } while (size != 0);
            LP_START = 0xc0085240;
            LP_END = 0xc0085248;
            return dst;
        }
        uVar10 = size >> 4;
        bVar2 = false;
        puVar4 = (undefined4 *)dst;
        if (uVar10 == 0) goto LAB_ram_c00851ec;
        LP_START = 0xc00851cc;
        LP_END = 0xc00851ec;
        bVar2 = true;
    }
```


Conclusion

Ghidra peut maintenant décompiler des firmware ARCompact !

Code : <https://github.com/niooss-ledger/ghidra/tree/arcompact/Ghidra/Processors/ARCompact>

Pull Request : <https://github.com/NationalSecurityAgency/ghidra/pull/3006>

Questions ?
