EEPROM It Will All End in Tears

Philippe Teuwen Christian Herrmann



Physical tearing





Source: IDF Mobilités






- Exploring RFID tearing events
- EEPROM physics
- How to control tearing effects
- Which security features to target
- Attack examples
- Tooling

Approximative order...


Electrical tearing





Toolbox: Proxmark3 RDV4





5/51

Interrupting a WRITE command



Example: a MIFARE Ultralight

- 1. Choose a user memory address, e.g. block 4
- 2. Set an initial value
 - WRITE(4, OxFFFFFFFF)
- 3. Launch a second write and interrupt it
 - WRITE(4, 0xFFFFFFFF)
 - Shutdown reader field after $N \mu s$
- 4. Read memory block
 - READ(4)
- 5. Adjust timings, goto step 2



WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 200 μ s \rightarrow READ \rightarrow FFFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 400 μ s \rightarrow READ \rightarrow FFFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFF with *tearing* at 600 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFF with *tearing* at 800 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 1000 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 1200 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 1400 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 1600 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 1800 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 2000 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 2200 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 2400 μ s \rightarrow READ \rightarrow FFFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 2600 μ s \rightarrow READ \rightarrow FFFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 2800 μ s \rightarrow READ \rightarrow FFFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 3000 μ s \rightarrow READ \rightarrow FFFFFFFF



Finding interesting targets

- Security features involving EEPROM erase and/or write
- That can be triggered by attacker
- But final result supposedly not under attacker control

Example





MIK640M2D, "Ultralight" by Mikron





Page a	address		Byte number inside page										
Decimal	Hexadecimal		0	1	2	3							
0	0 0x00		UID										
1	0x01		UID										
2	0x02		UID	Internally used data	Lock byte	Lock bytes 0 and 1							
3	0x03		OTP OTP OTP OTP										
4	0x04												
5	0x05												
				User m	emory								

OTP = One-Time Programmable bits



Example: poorly implemented OTP

 $READ(3) \rightarrow 0x12345678$ WRITE(3, 0x0000001)

▶ read(3) = 0x12345678

▶ 0x12345678 OR 0x00000001 = 0x12345679

▶ write(3, 0x12345679)

 $\texttt{READ(3)} \rightarrow \texttt{0x12345679}$



Example: poorly implemented OTP

 $READ(3) \rightarrow 0x12345678$ WRITE(3, 0x0000001)

- \blacktriangleright read(3) = 0x12345678
- 0x12345678 OR 0x00000001 = 0x12345679
- erase(3)
- ▶ write(3, 0x12345679)

 $\texttt{READ(3)} \rightarrow \texttt{0x12345679}$



Example: poorly implemented OTP

 $READ(3) \rightarrow 0x12345678$ WRITE(3, 0x0000001)

- ▶ read(3) = 0x12345678
- 0x12345678 OR 0x00000001 = 0x12345679
- erase(3)
- ► TEAR-OFF before write(3, 0x12345679)

 $\texttt{READ(3)} \rightarrow \texttt{Ox00000000}$

Attack published by Grisolìa and Ukmar in 2020



WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 200 μ s \rightarrow READ \rightarrow FFFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 400 μ s \rightarrow READ \rightarrow FFFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFF with *tearing* at 600 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFF with *tearing* at 800 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 1000 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 1200 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 1400 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 1600 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 1800 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 2000 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 2200 μ s \rightarrow READ \rightarrow 00000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 2400 μ s \rightarrow READ \rightarrow FFFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 2600 μ s \rightarrow READ \rightarrow FFFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 2800 μ s \rightarrow READ \rightarrow FFFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 3000 μ s \rightarrow READ \rightarrow FFFFFFFF



Tear-off during first transition phase


WRITE FFFFFFF \rightarrow WRITE FFFFFFF with *tearing* at 546 μ s \rightarrow READ \rightarrow FFFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 548 μ s \rightarrow READ \rightarrow FBFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 550 μ s \rightarrow READ \rightarrow FBFFFFFF WRITE **FFFFFFF** \rightarrow WRITE FFFFFFF with *tearing* at 552 μ s \rightarrow READ \rightarrow FBFFFFFF 554 μ s \rightarrow READ \rightarrow FBFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFF with *tearing* at WRITE FFFFFFF \rightarrow WRITE FFFFFFF with *tearing* at 556 μ s \rightarrow READ \rightarrow F3DFF7FB WRITE **FFFFFFF** \rightarrow WRITE FFFFFFFF with *tearing* at 558 μ s \rightarrow READ \rightarrow F1CFF6FB WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 560 μ s \rightarrow READ \rightarrow FOCF76FB WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 562 μ s \rightarrow READ \rightarrow EOCF42DB WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 564 μ s \rightarrow READ \rightarrow E0010003 WRITE **FFFFFFF** \rightarrow WRITE FFFFFFFF with *tearing* at 566 μ s \rightarrow READ \rightarrow 60010003 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 568 μ s \rightarrow READ \rightarrow 60010001 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 570 μ s \rightarrow READ \rightarrow 60000001 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 572 μ s \rightarrow READ \rightarrow 20000001 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 574 μ s \rightarrow READ \rightarrow 20000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFF with tearing at 576 μ s \rightarrow READ \rightarrow 00000000



Tear-off during second transition phase


Bad analogy






EEPROM Transistor






16/51























Erasing an EEPROM Byte: weak bits






Erasing an EEPROM Byte: weak bits





Erasing an EEPROM Byte: weak bits





Tear-off during first transition phase

WRITE FFFFFFF \rightarrow WRITE FFFFFFF with *tearing* at 546 μ s \rightarrow READ \rightarrow FFFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 548 μ s \rightarrow READ \rightarrow FBFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 550 μ s \rightarrow READ \rightarrow FBFFFFFF WRITE **FFFFFFF** \rightarrow WRITE FFFFFFF with *tearing* at 552 μ s \rightarrow READ \rightarrow FBFFFFFF 554 μ s \rightarrow READ \rightarrow FBFFFFFF WRITE FFFFFFF \rightarrow WRITE FFFFFFF with *tearing* at WRITE FFFFFFF \rightarrow WRITE FFFFFFF with *tearing* at 556 μ s \rightarrow READ \rightarrow F3DFF7FB WRITE **FFFFFFF** \rightarrow WRITE FFFFFFFF with *tearing* at 558 μ s \rightarrow READ \rightarrow F1CFF6FB WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 560 μ s \rightarrow READ \rightarrow FOCF76FB WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 562 μ s \rightarrow READ \rightarrow EOCF42DB WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 564 μ s \rightarrow READ \rightarrow E0010003 WRITE **FFFFFFF** \rightarrow WRITE FFFFFFFF with *tearing* at 566 μ s \rightarrow READ \rightarrow 60010003 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 568 μ s \rightarrow READ \rightarrow 60010001 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 570 μ s \rightarrow READ \rightarrow 60000001 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 572 μ s \rightarrow READ \rightarrow 20000001 WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 574 μ s \rightarrow READ \rightarrow 20000000 WRITE FFFFFFF \rightarrow WRITE FFFFFFF with tearing at 576 μ s \rightarrow READ \rightarrow 00000000



Progressive Tear-off during first phase

WRITE FFFFFFF \rightarrow WRITE FFFFFFFF with *tearing* at 500 μ s \rightarrow READ \rightarrow FFFFFFFF \rightarrow WRITE FFFFFFF with *tearing* at 300 μ s \rightarrow READ \rightarrow FFFFFFFF repeated 20 times, still no visible change, then... \rightarrow WRITE FFFFFFF with *tearing* at 300 μ s \rightarrow READ \rightarrow FBFFFFFF \rightarrow WRITE FFFFFFF with *tearing* at 300 μ s \rightarrow READ \rightarrow FBFFFFFF \rightarrow WRITE FFFFFFF with *tearing* at 300 μ s \rightarrow READ \rightarrow FBFFFFFF \rightarrow WRITE FFFFFFF with *tearing* at 300 μ s \rightarrow READ \rightarrow FBFFF7FF \rightarrow WRITE FFFFFFF with *tearing* at 300 μ s \rightarrow READ \rightarrow FBEFF7FB \rightarrow WRITE FFFFFFF with *tearing* at 300 μ s \rightarrow READ \rightarrow FACFF7FB \rightarrow WRITE FFFFFFF with *tearing* at 300 μ s \rightarrow READ \rightarrow F8CDF7FB \rightarrow WRITE FFFFFFF with *tearing* at 300 μ s \rightarrow READ \rightarrow E8CD76FB \rightarrow WRITE FFFFFFF with *tearing* at 300 μ s \rightarrow READ \rightarrow E00540FB \rightarrow WRITE FFFFFFF with *tearing* at 300 μ s \rightarrow READ \rightarrow E00140FB \rightarrow WRITE FFFFFFF with tearing at 300 μ s \rightarrow READ \rightarrow E00140D9 \rightarrow WRITE FFFFFFFF with *tearing* at 300 μ s \rightarrow READ \rightarrow ...

Controlling EEPROM erase/write



- Tear-off between erase & write operations
 - Check logic of erased word: all zeroes or all ones
- Tear-off during erase or write operations
 - Statistic bias across bits
 - Possibility of fingerprinting
- Progressive tear-off during first operation for finer control

Controlling EEPROM erase/write



- Tear-off between erase & write operations
 - Check logic of erased word: all zeroes or all ones
- Tear-off during erase or write operations
 - Statistic bias across bits
 - Possibility of fingerprinting
- Progressive tear-off during first operation for finer control
- Timings influenced by
 - Distance to the reader
 - ► Temperature
 - Content to be erased/written

Controlling EEPROM read of weak bits



- Distance to the reader, e.g.
 - ▶ 1 close to the reader
 - ▶ 0 far away


Controlling EEPROM read of weak bits



- Distance to the reader, e.g.
 - ▶ 1 close to the reader
 - 0 far away
- Bonus: Time since powering, e.g.
 - 0 if read immediately after the card gets powered
 - 1 if read later
- \blacktriangleright \Rightarrow Combine controls, e.g.
 - \blacktriangleright 0 if far away and read immediately
 - 1 if close and read later

ATA5577C





	L	User data or password	Block 7
e 0	L	User data	Block 6
	L	User data	Block 5
	L	User data	Block 4
Page	L	User data	Block 3
_	L	User data	Block 2
	L	User data	Block 1
	L	Configuration data	Block 0

32 bits



ATA5577C Configuration Block

L		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
						0	0	0	0	0	0	0				0									0						0	0	
Lock Bit		/lasi	ter k	Key										ata E Rate				Мо	dula	ation			PSKCF.	AOR			MAX BLOC		DWD	Terminator			Init Delay
						-					F	RF/8	0	0	0							0	0	RF/	2								드
											R	=/16	0	0	1							0	1	RF/	4					Sequence			
0	ί	Jnlo	cke	d		1					R	=/32	0	1	0							1	0	RF/	8					due			
1	L	.ock	ed								R	=/40	0	1	1							1	1	Res	6.								
	_					_					R	=/50	1	0	0		0	0	0	0	0	Dir	ect			1				ST			
											R	=/64	1	0	1		0	0	0	0	1	PS	K1										
											RF/	100	1	1	0		0	0	0	1	0	PS	K2										
											RF/	128	1	1	1		0	0	0	1	1	PS	K3										
																1	0	0	1	0	0	FS	K1										
																	0	0	1	0	1	FS	K2										
																	0	0	1	1	0	FS	K1a										
																	0	0	1	1	1		K2a										
																	0	1	0	0	0		nche	ster									
																	1	0	0	0	0		phas										
																	1	1	0	0	0		serve										

Notes: 1. If the Master Key is 6 the test mode access is disabled

2. If the Master Key is neither 6 nor 9, the extended function mode and Init Delay are disabled

ATA5577C Password Protection



- ▶ 1 bit in Configuration word \rightarrow Block 7 data becomes a mandatory password
- ► Test-mode hidden command to write patterns in the whole memory

ATA5577C Password Protection



- ▶ 1 bit in Configuration word → Block 7 data becomes a mandatory password
- Test-mode hidden command to write patterns in the whole memory

Strategy: (destructive, foresee a few cards with the same password)

- Tear a test-mode during *erase* phase \rightarrow few bits cleared across memory
- Repeat with progressive tearing till password protection configuration bit is cleared
- Overwrite configuration to stabilize it
- Read partially erased password (use tips to force weak bits towards 1)
- Repeat on other cards, bruteforce the rest if needed

EM4305

🚔 Quarkslab

[usb] pm3 --> lf em 4x05_dump
[=] Found a EM4305 tag

[=]	Addr	l data	ascii	lck	info	
[=]		+	+	++		
[=]	00	0000E052	R	1 1	Info/User	
[=]	01	63A82630	c.&0	X	UID	
[=]	02			i i	Password	write only
[=]	03	0000556C	jUl	i i	User	
[=]	04	0001C258	X	i i	Config	
[=]	05	55564755	UVGU	i i	User	
[=]	06	95555556	.UUV	i i	User	
[=]	07	A5A699A6		i i	User	
[=]	08	00000000		i i	User	
[=]	09	00000000		1	User	
[=]	10	00000000		i i	User	
[=]	11	00000000		1	User	
[=]	12	00000000			User	
[=]	13	00000000			User	
[=]	14	00008002			Lock	active
[=]	15	00000000			Lock	

EM4305 Protection Words

🚔 Quarkslab

- "Write locking" configuration blocks
- When a bit is set, it locks the corresponding memory word
- ▶ Acts like OTP \rightarrow a lock can't be cleared
- Last bit indicates which Protection Word is active

EM4305 Protection Words

🚔 Quarkslab

- "Write locking" configuration blocks
- When a bit is set, it locks the corresponding memory word
- ▶ Acts like OTP \rightarrow a lock can't be cleared
- Last bit indicates which Protection Word is active
- E.g. PROTECT (0x0000001) to lock first Word

[=] [=]	14 00008002 15 00000000	 	Lock Lock	active	
	\downarrow				
[=] [=]	14 00000000 15 00008003		Lock Lock	active	

EM4305 Protection Words

auarkslab

- "Write locking" configuration blocks
- When a bit is set, it locks the corresponding memory word
- Acts like OTP \rightarrow a lock can't be cleared
- Last bit indicates which Protection Word is active
- E.g. PROTECT (0x00000001) to lock first Word

[=] [=]	14 00008002 15 00000000	I I	active	
	\Downarrow			
[=] [=]	14 00000000 15 00008003	Lock Lock	active	

Should the operation be interrupted for any reason (e.g. tag removal from the field) the double buffer scheme ensures that no unwanted "O"-Protection Bits (i.e unprotected words) are introduced. – EM4305 datasheet

auarkslab 🎇

- ► Launch and interrupt a PROTECT command
- ► Hope for a Protection Word with 0x00008000



- Launch and interrupt a PROTECT command
- ► Hope for a Protection Word with 0x00008000
- \Rightarrow Both Protection Words become active
 - The same one has always priority
 - \blacktriangleright \rightarrow Start with the other one being active



- Launch and interrupt a PROTECT command
- ► Hope for a Protection Word with 0x00008000
- \Rightarrow Both Protection Words become active
 - The same one has always priority
 - \blacktriangleright \rightarrow Start with the other one being active
- \Rightarrow Complex strategy loop
 - Adjust timings
 - Deal with all outcomes and corner cases (weak bits)
 - Restart from stable situation



- Launch and interrupt a PROTECT command
- ► Hope for a Protection Word with 0x00008000
- \Rightarrow Both Protection Words become active
 - The same one has always priority
 - \blacktriangleright \rightarrow Start with the other one being active
- \Rightarrow Complex strategy loop
 - Adjust timings
 - Deal with all outcomes and corner cases (weak bits)
 - Restart from stable situation
- \Rightarrow Automated attack: few seconds to few minutes Success rate: about 85%



Unlocked EM4305

[=] [usb	[usb] pm3> lf em 4x05_write 1 deadbeef [=] Writing address 1 data DEADBEEF [usb] pm3> lf em 4x05_dump [=] Found a EM4305 tag					
	Addr	data	ascii	lck	info	
[=]	00	0000E052	 R	++ 	Info/User	
[=]	01	DEADBEEF		i i	UID	
[=]	02			i i	Password	write only
[=]	03	00009528	(i i	User	
[=]	04	0001C258	X		Config	
[=]	05	55564755	UVGU		User	
[=]	06	95555556	.UUV		User	
[=]	07	95A599A6			User	
[=]	08	00000000			User	
[=]	09	00000000		!!	User	
[=]	10	000000000		!!	User	
[=]		00000000			User	
[=]	12	00000000			User	
[=]	13	00000000			User	active
[=]	14 15	00008000 000000000			Lock Lock	active
[=]	L2	000000000			LUCK	

MIFARE Ultralight EV1



Three 24-bit monotonic counters with anti-tearing support

- ► INCR_CNT
- ► READ_CNT
- ► CHECK_TEARING_EVENT




Three 24-bit monotonic counters with anti-tearing support

- ► INCR_CNT
- READ_CNT
- CHECK_TEARING_EVENT
- \Rightarrow Saved internally in 2 slots, a bit like EM4305 Protection Words, but:
 - Slots: not readable directly
 - Validity flag: a full byte (=0xBD)
 - Priority: if both slots are valid, it returns the highest counter
 - Evidence: Command to detect tearing event

MFUL EV1 Counter Examples





0x000123 + 1 in normal conditions

Α	OxBD	0x000123	
В	OxBD	0x000124	*

0x000123 + 1 interrupted

Α	OxBD	0x000123	*
В	0x98	;0x000124?	

	OxBD
0x000124	

0x000123	
	0x98



We need a valid flag byte (0xBD)

- \Rightarrow Testing some tearing on an INCR_CNT near the end of the operation
- \Rightarrow Got the following:
 - CHECK_TEARING_EVENT returning 0xBD but
 - READ_CNT returning the **old** counter value



Possible explanation:

Slot Flag Value Activ	\implies	READ_CNT	CHECK_TEAR
-----------------------	------------	----------	------------

0x000123 + 1 in normal conditions

А	OxBD	0x000123	
В	OxBD	0x000124	*

	OxBD
0x000124	

0x000123 + 1 interrupted

Α	OxBD	0x000123	*
В	OxBD	;0x000104?	

0x000123	
	OxBD

- ▶ Bump counter to next $2^{N} 1$ (0x000123→0x0001FF)
- INCR_CNT(0) to copy it to the other slot
- INCR_CNT(1) and tear, hope for a weak bit

Slot	Flag	Value	Active	\implies	READ_CNT	CHECK_TEAR
------	------	-------	--------	------------	----------	------------

Initial values, B gets priority

Α	OxBD	0x0001FF	
В	OxBD	0x0001FF	*

	OxBD
0x0001FF	

After +1 interrupted late

Α	OxBD	0x000?00	22
В	OxBD	0x0001FF	::

??	OxBD
----	------





ot Flag Value Acti	$re \implies READ_CNT$	CHECK_TEAR
--------------------	------------------------	------------

Weak bit in 2^N counter

Α	OxBD	0x000?00	22
В	OxBD	0x0001FF	

??	OxBD
----	------

When read close to reader \rightarrow weak bit =1

Α	OxBD	0x000?00	*
В	OxBD	0x0001FF	

0x000200	
	OxBD

When read far from reader \rightarrow weak bit = 0

Α	OxBD	0x000?00	
В	OxBD	0x0001FF	*

	OxBD
0x0001FF	



If no weak bit at 2^N

- Try again a few times
- ▶ Then try from $2^{N+1} 1$: 0x0003FF, 0x0007FF, 0x000FFF,...
- Reaching $2^{N} + 1$, $2^{N} + 2$?

That's fine... 0x00?002 \rightarrow 0x000002 \rightarrow 0x000FFF \rightarrow 0x00?000 \rightarrow 0x000000



If no weak bit at 2^N

- Try again a few times
- ▶ Then try from $2^{N+1} 1$: 0x0003FF, 0x0007FF, 0x000FFF,...
- ► Reaching $2^{N} + 1$, $2^{N} + 2$? That's fine... $0x00?002 \rightarrow 0x00002 \rightarrow 0x000FFF \rightarrow 0x00?000 \rightarrow 0x000000$

How to move

- ► from $0x0001FF \Leftrightarrow 0x000200$
- ► to 0x000000?



Slot	Flag	Value	Active	\implies	READ_CNT	CHECK_TEAR
------	------	-------	--------	------------	----------	------------

Card close to reader \rightarrow weak bit = 1

Α	OxBD	0x000?00	*
В	OxBD	0x0001FF	

0x000200	
	OxBD

After +0 interrupted soon \rightarrow other slot gets corrupted

Α	OxBD	0x000?00	*
В	0x98	??	

0x000200	
	0x98

But when read far from reader \rightarrow weak bit = 0

Α	OxBD	0x000?00	*
В	0x98	??	

0x000000	
	0x98



Slot Flag	Value	Active	\implies
-----------	-------	--------	------------

Card far from reader \rightarrow weak bit = 0

Α	OxBD	0x000?00	*
В	0x98	??	

0x000000	
	0x98

After +0, B gets priority

Α	OxBD	0x000?00	
В	OxBD	0x000000	*

	OxBD
0x000000	

But when read close to reader \rightarrow weak bit =1

Α	OxBD	0x000?00	*
В	OxBD	0x000000	

0x000200	
	OxBD



Slot	Flag	Value	Active	\implies	READ_CNT	CHECK_TEAR
------	------	-------	--------	------------	----------	------------

Card far from reader \rightarrow weak bit = 0, B gets priority

Α	OxBD	0x000?00	
В	OxBD	0x000000	*

	OxBD
0x000000	

After +0

А	OxBD	0x000000	
В	OxBD	0x000000	*

	OxBD
0x000000	

Counter is now fully reset!

Affected products



- ► In MIFARE Ultralight family:
 - MIFARE Ultralight EV1, MFOUL;
 - MIFARE Ultralight C, MFOICU;
 - MIFARE Ultralight NANO, MFOUN.
- ► In NTAG 21x family:
 - NTAG 210(μ)/212: NT2L1, NT2H10, NT2H12;
 - NTAG 213 (TT/F) /215 /216 (F): N2H13, NT2H15, NT2H16.

OTP & Lock bits security features potentially impacted too Mitigations: see updated NXP *Application Note* AN11340 & new AN13089

Your turn!



- Large palette of EEPROM tearing effects
- Find other interesting targets
- EEPROM not only in RFID...
- We've opensource tools for you!

Proxma<u>rk</u>





Proxmark2





Proxmark3





Proxmark3 RDV4







Chip/Standard	Command
MIK640M2D	hf mfu otptear (automated)
ATA5577C	lf t55xx dangerraw
EM4x05	lf em 4x05_unlock (automated)
EM4x05	hw tearoff combined with lf em $4x05$ write
EM4x50	hw tearoff combined with lf em $4x50$ write
ISO14443A	hw tearoff combined with hf 14a raw
ISO14443B	hw tearoff combined with hf 14b raw
ISO15693	hw tearoff combined with hf 15 raw
iClass	hw tearoff combined with hf iclass wrbl

Proxmark3 Demo Time



- Session log /home/phil/.proxmark3/logs/log 20210520.txt loaded from JSON file /home/phil/.proxmark3/preferences.json Using UART port /dev/ttvACM0
 - =1 Communicating with PM3 over USB-CDC



Iceman 🚔 bleeding edge

https://github.com/rfidresearchgroup/proxmark3/

Proxmark3 RFID instrument

[CLIENT]

client: RRG/Iceman/master/v4.9237-3894-ga592b349c 2021-05-19 00:00:41 compiled with GCC 10.2.1 20210110 OS:Linux ARCH:x86 64

PROXMARK3

device	RDV4
firmware	RDV4
external flash	present
smartcard reader	present
FPC USART for BT add-on	present
FPC USART for developer	present

Let's keep in touch



Discord server *"RFID Hacking by Iceman"* Contact us if you want to join Twitter: @herrmann1001 & @doegox



Thank you

Contact information:

